

CS315-02 Processor Design Components

Project 05 → incremental development

C coding

Data representation

Memory

RISC-V Assembly

RISC-V Machine Code


RISC-V Emulator

Cache Design


Digital Design



Processor Design



Computer Architecture



Processor Design

Moore's Law

The number of transistors doubles every
1.5 years.

↑
increase size
increase density

Two microarchitectures

single-cycle processor

[multi-cycle]

pipelined processor

} this
class


super scalar

out-of-order execution

speculative execution


Lab05 → Lab06 → Project06

Single Cycle Processor




Instruction Memory

Data Memory



Register File

- 32 64-bit Registers: $x_0, x_1, x_2, \dots, x_{31}$
- Read two register values on a clock cycle
- Write to one register on clock cycle
- x_0 (zero) will always be zero (no updates)



RR read register #


R0 read data

WR write register

WD write data

WE write enable

Adding CLR to the Digital Register



64 bit Reg with CLR

synchronous clear

Register File Implementation

